We define a new structured and general model of computation: circuits using arbitrary fan-in arithmetic gates over the characteristic-two finite fields (F,:,). These circuits have only one input and one output. We show how they correspond naturally to boolean computations with n inputs and n outputs. We show that if circuit sizes are polynomially related, then the arithmetic circuit depth and the threshold circuit depth to compute a given function differ by at most a constant factor. We use threshold functions with arbitrary weights; however, we show that when compared to the usual threshold model. the depth measure of this generalised model differs only by at most a constant factor (at polynomial size).
Introduction
The development of arbitrary fan-in Boolean circuit complexity within NC"' has entailed the use of gates with fewer and fewer pleasant algebraic properties [3, 5, 6, 11, 12] .
In particular, the use of threshold gates does not even provide the associative law, and it is not clear that fully arbitrary fan-in can be allowed, in that it may unreasonably increase the computational power (cf. parity, where repeated fan-in of the same value gives no additional computational power). Nevertheless, threshold circuits seem to provide the most powerful, physically reasonable, arbitrary fan-in model of parallel computation. The aim of this paper is to provide a new model of parallel computation that gives essentially the same complexity measure as threshold circuits, whilst possessing as many pleasant algebraic properties and as few combinatorial restrictions as possible. Let F,,, be the finite field with 2" elements, often implemented as polynomials of degree <II where arithmetic is done modulo a fixed irreducible polynomial of degree II, and all coefficient arithmetic is in F2 ( 10. I ) with exclusive-or and and as + and x ).
For details. see [S] .
We consider the computation of functions./': F,,, -+Fz,, using arbitrary fan-in sum (I) and product (11) gates and constants. All arithmetic has unbounded fan-in in the most liberal sense. For example, to compute an arbitrary power of a value, that value could be fanned-in to a single [l- gate the requisite number of times. The depth of such a circuit is defined in the usual way. and the size by the number of gates. There is no bound on the number of "wires".
The usual implcmcntation of Fz,, described above provides a natural correspondence between field elements and bit strings of II bits and. thus. between field computations and II input. II output Boolean computations. As a Boolean model of computation.
we choose threshold circuits. Under the above correspondence. we show that arithmetic and threshold depth at polynomial size are essentially the same measure of complexity. differing by at most a constant factor.
We also charactcrise those implementations of F_ ,,, under which the above result holds. Thus. WC show that the Fz,? model of parallel computation described above is a precise abstraction of threshold circuits. This is particularly surprising on two counts: first. because it has been widely assumed that field computations could not model parallel computation reasonably owing to "degree difficulties", see e.g. 1141; second. and of more interest, because of the provable inability of simple modular operations to compute majority in constant depth and polynomial size [I I. 121. On the Boolean front, several threshold models of computation are possible. the main distinction being between bounded and unbounded weights (see [6] or further on here for details). This corresponds simply to whether or not unbounded fan-in from a single source is allowed, as it is in the FzVZ model. We show that these distinct threshold models arc all essentially equivalent. finite fields with more general field representations. In [2] , tight characteristic 2, fan-in 2, sequential complexity results wih a fixed range of representations are described. In the present paper we confine our attention to the arbitrary fan-in F1,, model, where representations of field elements are unique and consist of strings of n-bits. All of the results in this paper would hold in the case of computations with more than one input or output and other various or mild generalizations, which we ignore for the sake of simplicity. In particular, by regarding values from F, as a generalisation of bits, it is easy to extend the results to F,, for any fixed prime p.
Models of computation
In this section we define the models of computation we use. The following definition is standard.
Definition 2.1 (Thresholdfunctions and circuits).
Threshold functions are of the form WY l,...,ym)=l iff i riyi3k, i=l where a = (CX 1, . . . , cc,,,) is an arbitrary tuple of real numbers, called the weights, k is an arbitrary real number called the threshold, and yi, . . . ,y, are Boolean inputs.
Threshold circuits are defined as circuits in which the gates compute threshold functions of arbitrary fan-in (i.e. in the above definition, m is arbitrarily large). The size of such circuits is defined to be the number of gates. The depth is defined in the usual manner.
Note that this model of computation is essentially unchanged if we allow only positive reals but also allow negation gates [6] , or if we allow y, , . . . , y,,, to be integers of an appropriately bounded size, since these integers may be represented in binary and simulated by a threshold function of the above type. Neither of these changes alters the measures of depth and size by more than a constant factor.
Threshold circuits allow arbitrary real weights, but this is inconvenient to handle later in the paper. We, therefore, make the following definition, which we shall prove is equivalent.
Definition 2.2 (Majority/negation circuits).
The majority function is of the form
Zk-1
MZkml(y r, . . . , y2k_ i ) = 1 iff the arithmetic sum c yi3k.
i=l Majority/negation circuits are defined as circuits using unary negation gates and arbitrary fan-in majority gates with the restriction that any two inputs to a majority gate may not be either outputs of the same gate, or the same input, unless it is a constant (zero or one). We now show that these two models are equivalent for parallel computation. Different weights may give rise to the same threshold function. We show below that small integer weights suffice for all threshold functions. which consequently can be simulated efficiently by majority:negation circuits.
To begin, we introduce an equivalence relation on weights. such that equivalent weights always define the same threshold function, when a threshold of zero is used. We call a threshold function I1omoyrneolr.s if it can be realised with a threshold of zero.
Definition 2.3 (Equi7ulrnt wc~iyhts).
We define an equivalence relation on R" x follows. Let I,, . . . . z,, be II fixed indeterminates. Define I, to be the set of formal inequalities of the form Clt,, Z, >x,F~2-, or Tit,, -, >\',i+l,~, for all I,. I2 G [ I. . . . . ~1) with I,n12=@
We write I(z)EI, to refer to such an inequality. which we regard as a predicate on R"
in the obvious way; namely, for XER". I(S) is true iffn-satisfies I(:). Let SER"; we define Y(x)= (I(I)EI= 1 I(X) ). This is just the set of inequalities satistied by x written in terms of the variable Z. For a,PER". we detine a=p iB -Y(u)=-Y(/I).
Our following results hold for threshold functions with ;I threshold of zero. The corresponding results for threshold functions with arbitrary thresholds may be inferred directly from the following lemma. First we observe that any solution x=p to Ax>b satisfies that cY(a)ctF(P).
Proof.

T/(-Y , , . s,, , I)=1
Assume that A/33b and
l(z)c.Y(/?)\X(a).
If r(z) is a sharp inequality of the form &~l,zi>Ci~~,zi then cY(a) must contain the negation of I(Z), which is a weak inequality &,,zi<&l,zi, and so must 9(/I) by the observation above. Hence, X(p) contains both I(Z) and the negation of z(z), which is a contradiction. A similar argument can be made in the case of i(z)
being a weak inequality of the form ~lt,,Zi~Ci~,,Zi. At this point, we have proven that {j? I a-p} 2 {PI A/l3 b}. We note that A has full column rank n and the set (_x I Ax 3 b} is nonempty. In this case it is a fundamental fact of linear programming theory that there exists a basic feasible solution x = y for Ax 3 b [lo] . Such a basic feasible solution satisfies By = d, where B is some n x n nonsingular submatrix of A and d is the corresponding subvector of 6. By Cramer's rule yf = (l/det B)(det B, , det B,, . . . , det B,,), where Bi is B with the ith column replaced by d. We note that the vector y has rational entries and from y we may obtain an integer valued solution x= The exponentially bounded values of the theorem are implementable using around n log n bits. Thus, the possibility of implementing all threshold functions directly from
the definition is open. The next theorem asserts how this may be done with great parallel efficiency.
We first eliminate negative weights using the following lemma, first noted in [6] . We now show how to evaluate efficiently the sum Crisi and compare it to the threshold. First. the comparison is shown. (l) circuit to compute ri~i since xi~{O, 1). The CCC~.X~ is computed from the outputs of these circuits in constant depth and no'" size. This is done by using the circuits from Lemma 2.10 with input size n O(l) instead of n. The results of this computation may be compared to k in constant depth and no"' size by using the circuit from Lemma 2.9 with input size n O(l) instead of n. Thus, the predicate C ri.xi > k may be tested in constant depth and no(') size. 0 
Proof
Proof. The second part follows easily since Mzkml(y 13 . ..>yzk-l)=T/%'l. . . ..y2k-1)
when a=(l, l,l,..., 1). The first part follows from Lemma 2.11 and the observation that the maximum fan-in of a threshold gate is about CT + n. 0
We now define the arithmetic model whose equivalence to threshold circuits will be shown.
Definition 2.13 (An F,, I-, n-circuit).
This is an arithmetic circuit in the field F,, using unbounded fan-in sum (x) and product (n) gates. The size is defined to be the number of gates and the depth is defined in the usual manner.
Note that the fan-in to a n-gate may be enormous. To compute a very high power of some value it is necessary to use only a single n-gate.
In order that there be any correspondence at all between arithmetic and threshold computations, we must introduce some correspondence between field elements and bits. Thus, we make the following definition.
Definition 2.14 (A representation of F,,,).
A representation of F,, is a bijection c#J~: F,,-+{O, 1)". It defines which element is associated with which bit string.
In fact, with even more general definitions of representation it is possible to carry out the purposes of this paper (see e.g. [13] ). However, we restrict ourselves to bijective representations since these illustrate all the principles, but avoid many technicalities. In order to compare the efficiency of arithmetic and threshold computations, we must be implicitly or explicitly using some representation. It is our aim, however, to be as independent of the representation used as possible. Consequently, we investigate which representations have the property that efficient threshold computations imply efficient arithmetic computations and vice versa.
Good representations of FzPl
A good representation is intended to be one in which an arithmetic circuit may be :F 2" -+ (0, 1)' with efficiently implemented as a threshold circuit. i.e. which bit string represents which field element (up to automorphism), and S,,,V, P,,," and CL provide constant-depth, polynomial-size implementations of N-input field I-and n-gates. and gates computing the jth conjugate, respectively.
Conjugation is simply an automorphism of FZ,, (see [8])
, and is sufficient with arithmetic for efficient simulation of arbitrary fan-in F2" circuits as will be shown later. It is not obvious that a good representation exists or that such a representation is able to simulate an F2,< 1, n circuit with only a constant change in depth and a polynomial increase in size. The former is proved in Section 6, however, and the latter is established next. 
,,J""' such that t,,(&(z))= &($,,(z)).
Proof. We simulate the C-and n-gates in the Fzn circuit in this representation in such a way as to fulfil the statement of the lemma.
A basic difficulty is the unbounded fan-in of the gates. Since the field is of characteristic two, this can be dealt with easily in the case of C-gates, where multiple fan-in of a single value only contributes that value once or not at all to the output of the gate. Therefore, the effective fan-in to a C-gate is at most about n+C(,,.
In the case of a n-gate, a fan-in of a single value u, k times, contributes a factor of uk to the gate's output. Here k may be bounded by 2" since any value u satisfies u2" = u within F,, [12] . Next, we observe that the conjugates U, u2, u4, . . . . u2nm' may be used to compute any power of u using a n-gate of fan-in at most n. Since there are at most about n + C,nj distinct inputs to any n-gate, if we introduce a new kind of gate that computes the conjugates, we ensure that the fan-in to any n-gate is at most about n(n + C,,,), whilst at most doubling the depth of the original circuit.
We now assume that the original F,,, C, fl circuit is transformed in the above ways in order to control gate fan-in. The three kinds of gates c,n and conjugation are implemented in the good representation in constant depth and size polynomial in the fan-in by using the circuits defined to exist in Definition 3.1. The resulting circuit fulfils the statement of the theorem. 0
Strong representations of Fzm
A strong representation is intended to be one in which a threshold circuit with n inputs and n outputs may be transformed into an essentially equally efficient arithmetic circuit that computes the same function (regarding a field element as representing the inputs and outputs to the threshold circuit in the obvious way). Thus, strong is the dual concept of good. property. However, we show the former in Section 6 and the latter below.
The idea of the proof is as follows. A Boolean negation may be simulated on 0, 1 field values simply by adding 1 since the field is of characteristic 2. A Boolean majority function may be simulated on 0. 1 field values by a small arithmetic circuit as shown in Lemma 4.2. Thus, an rz-input, n-output majorityjnegation circuit may have its majority and negation gates replaced giving an n-input, n-output arithmetic circuit with the property that when its inputs are restricted to be 0, 1 field values it computes the same function as the original threshold circuit. This is not the final arithmetic circuit, however, since we require one input and one output, but because the representation 4,, is strong. there are efficient arithmetic circuits to translate a field element into its 0, I representation and vice versa. that can be prefixed and appended respectively to this circuit, yielding the desired result: a corresponding efficient arithmetic circuit. Thus. the function so far computed is given by the expression Since 6~ is a generator for the multiplicative group of Fz,,, the N + 1 possible powers of .L/ that can arise from this expression are all distinct. As the majority function depends only on the number of ones in the input, the majority function may be computed from 11 by table lookup as follows.
Define 6,,(r) = I -x2" '. Then 6,J.u) = :
0 otherwise (see [Xl) . and ii,,(r) may be computed using only two gates. Thus, we may compute majority by Proof. This follows from Theorem 2.12 and Lemma 4.2, by the argument outlined before Lemma 4.2. 0
Equivalence of representations
Two representations
fl, and C/I,, are effectively the same for computational purposes if they can be translated into each other sufficiently efficiently. In particular, if one is good, the other will be good, and if one is strong, the other will be strong. Eventually, we will show that all interesting representations are equivalent in this sense. Thus, there are no "isolated" representations that are (in this paper's sense) computationally useful.
Definition 5.1 (Equiuulent representutions).
A Since 4n = O,, and 4,, is strong, it follows that the efficient circuits i, and o, exist for 0,: take the corresponding circuits for 4,, and attach copies of efficient circuits that translate from H, to 4,1 and vice versa. 
Standard representations of FzpI
We now examine some known representations of Fz,, and show that they are both good and strong. Proof. Let u=xyI: u,B' be the relationship between a field element u and its bits in a standard representation (u ", . . . . II,,_, ). Then tc"=C:Id Ui(t)")' since
